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ABSTRACT 
This work presents the study of an active clamped forward converter with synchronous rectifiers. 
The advantages of active clam circuit over RCD clamping has been discussed. The disadvantages 
of the active clamp circuit is also enlisted. The method for choosing a clamp capacitor is given. A 
comparative study between high side and low side clamping has been done. The small signal 
modelling of the active clamp circuit has been done and a transfer function has been derived. Using 
this transfer function a PID controller has been designed and its efficacy has been checked in 
SIMULINK. The difference in the output of the system and the increase in the steady state error 
when the PI compensator is not used is also seen, hence proving the necessity to include a PI 
controller along with a lag controller in the feedback path.  
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Chapter 1 
INTRODUCTION 
Forward converter topology is finding increasing applications where high currents with low 
voltages (e.g. telemetry applications) are needed without decreasing the circuit efficiency [1]. 
There are a number of techniques which can be used to reset the transformer used in this circuit 
but active clamp transformer reset circuit has proved to give significant performance 
enhancements. The active clamp forward converter has an auxiliary switch along with a capacitor 
which helps in resetting the transformer [2]. The clamp capacitor conducts when the main switch 
is off and it supplies the energy required during each cycle with negligible amount of losses. A 
large value of clamp capacitance keeps the associated voltage ripple to a minimum. The 
conventional RCD clamping methodology can be used to decrease the energy stored in leakage 
inductance, thus reducing the voltage stress on the switch. But there is no significant improvement 
in the overall converter efficiency [3]. The surge energy stored in leakage inductance is transferred 
to the active clamp capacitor thereby decreasing the voltage stress on the main switch [4].  
The major differences between active clamping and RCD clamping can be given as follows: 
Table 1. Comparison of Active Clamping vs RCD Clamping 
Active Clamping RCD Clamping 
Major portion of leakage energy is recovered  Major portion of leakage energy is lost in the 
form of heat 
ZVS Reduces switching losses Hard Switching increases losses 
No issue of electromagnetic induction due to 
absence of spikes in voltages across main 
switch. 
Due to hard switching, electromagnetic 
induction can occur. 
Implementation of synchronous rectification is 
easier 
Implementation of synchronous rectification is 
difficult 
Energy Stored in leakage inductance can be 
recovered in a lossless manner by clamp 
capacitor 
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1.1 Advantages of using Active Clamping 
The advantages of active clamp/reset techniques can be summarized as follows: 
 No reset winding and dissipative clamps are required 
 Higher maximum duty cycle possible 
 The energy stored in parasitic elements is transferred to tank elements and recycled, 
resulting in higher efficiency and lower noise. 
 Zero Voltage Switching (ZVS) of switched is possible and this giver higher efficiency. 
 The transformer waveform allows easy implementation of synchronous switching scheme 
on the secondary side. 
 Reduced Electromagnetic Interference. 
The few disadvantages associated with this circuit are: 
 A precise duty cycle clamping is necessary. If the duty cycle is not clamped to some 
maximum value, then increased duty cycle can saturate the transformer core which results 
in additional voltage stress on the main switch [5]. 
 An improved and robust control technique is required to adjust the delay between switching 
of main switch and the auxiliary switch. 
 
1.2 High Side vs Low Side Clamping 
In the high side clamping the clamp circuit is connected across the primary winding of the 
transformer and in the low side clamping the clamp circuit is connected across the main 
MOSFET switch. 
a. Low Side Clamp Circuit 
 
Fig 1. Low side clamp circuit. 
10 
 
When S1 conducts the input voltage appears across the transformer primary. When S2 
conducts the difference between the clamp capacitance voltage and the input voltage appears 
across the transformer primary. It should be kept in mind that the magnetizing current only 
flows through S2. When S2 conducts, the transformer resets. 
At times when neither of the switches are conducting, the body diodes conduct. The conduction 
of the body diodes is a prerequisite for ensuring Zero Voltage Switching (ZVS). 
The voltage across the clamp capacitor can be found by volt second balance and found to be: 
𝑉𝑐(𝐿𝑆) =
1
1 − 𝐷
𝑉𝐼𝑁     (1.1) 
D = duty cycle; VIN = Input Voltage 
During the transformer reset period the dot polarity reverses so the voltage applied across the 
transformer becomes: 
𝑉𝑅𝑒𝑠𝑒𝑡 = 𝑉𝐶(𝐿𝑆) − 𝑉𝐼𝑁   (1.2) 
The above equation can be simplified using the value for VC(LS) and the final result will be: 
𝑉𝑅𝑒𝑠𝑒𝑡(𝐿𝑆) =
𝐷
1 − 𝐷
𝑉𝐼𝑁   (1.3)  
𝑛𝑜𝑤, 𝐷 =
𝑉𝑜
𝑉𝑖𝑛
𝑁  (1.4) 
𝑢𝑠𝑖𝑛𝑔 𝑡ℎ𝑒𝑠𝑒 𝑒𝑞𝑢𝑎𝑡𝑖𝑜𝑛𝑠, 𝑉𝑅𝑒𝑠𝑒𝑡(𝐿𝑆) =
𝑉𝑜 ∗ 𝑉𝑖𝑛 ∗ 𝑁
𝑉𝑖𝑛 − 𝑁𝑉𝑜
   (1.5) 
𝑎𝑛𝑑, 𝑉𝐷𝑆(𝐿𝑆) = 𝑉𝐶(𝐿𝑆) =
𝑉𝐼𝑁
2
𝑉𝐼𝑁 − 𝑁 ∗ 𝑉𝑜
    (1.6) 
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Fig2.  
From the above figure we see a substantial difference in drain to source MOSFET voltage stress 
when the minimum input voltage is applied. This implies that the PWM control must accurately 
limit the maximum duty cycle. If that is not done then the voltage stress across the MOSFET could 
be disastrously high. From the graph we can see that for a standard forward converter functioning 
with the full telecom voltage range (36<V<75) as input,  a turns ratio of N=6 results in VDS = 110 
V at Vin=36 V and 75 V [5]. Also the clamp capacitor must be carefully selected. 
b. High side Clamp 
Refer to the figure below. When the main MOSFET S1 conducts the input voltage appears across 
the primary winding and when the auxiliary MOSFET S2 is conducting the clamp voltage appears 
across the transformer. Just as it occurred in the case of Low Side Clamp, the transformer reset 
occurs when S2 conducts. This is different from low side case where the clamp capacitor voltage 
was applied directly across the main MOSFET.  Like the main switch, the auxiliary MOSFET is 
also N channel. 
 
Fig 3. High side clamp circuit 
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By volt second balance, we obtain the following equation for voltage across the clamp 
capacitor: 
𝑉𝐶(𝐻𝑆) =
𝐷
1 − 𝐷
𝑉𝑖𝑛    (1.7) 
𝑉𝑅𝑒𝑠𝑒𝑡(𝐻𝑆) = 𝑉𝐶(𝐻𝑆) =
𝐷
1 − 𝐷
𝑉𝑖𝑛   (1.8) 
As the voltage polarity across the transformer primary becomes opposite during reset period, the 
voltage applied to drain to source of the main MOSFET S1 can be written as  
𝑉𝐷𝑆(𝐻𝑆) = 𝑉𝐼𝑁 + 𝑉𝐶(𝐻𝑆)      (1.9) 
 
On using the above equations we get: 
𝑉𝐷𝑆(𝐻𝑆) =
𝑉𝐼𝑁
1 − 𝐷
  (1.10) 
Using the value of D as used in previous case we obtain the following: 
𝑉𝐷𝑆(𝐻𝑆) =
𝑉𝐼𝑁
2
𝑉𝐼𝑁 − 𝑁𝑉𝑜
  (1.11) 
From the above equation we can clearly see that: 𝑉𝐷𝑆(𝐻𝑆) = 𝑉𝐷𝑆(𝐿𝑆)   (1.12) 
 
1.3 The clamp capacitor: 
High side or low side clamping; the volt second balancing condition is mandatory for each case. 
As the switch S1’s drain to source voltage and transformer reset are the same for both of the circuits 
it’s the difference in the clamp voltages across the clamp capacitor that must be  
considered while choosing either of the two configurations. 
If we compare the difference between the clamp voltages for each case, we have 
𝛥𝑉 = 𝑉𝐶(𝐿𝑆) − 𝑉𝑐(𝐻𝑆)     (1.13) 
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Replacing VC(LS) and VC(HS) with expressions derived earlier, we get: 
𝛥𝑉 = 𝑉𝑖𝑛     (1.14) 
We can see, VC (LS) is more than VC(HS) by 𝑉𝑖𝑛. 
The maximum allowable ripple voltage helps determining the value of clamp capacitor’s 
capacitance. High values of capacitance result in less ripple voltage but may also result in transients 
that will take a while to settle down or may never settle down. In general, the clamp capacitor is 
permitted to have some ripple but not enough to add excessive drain to source voltage stress to 
main switch S1. Ideally 20% ripple is allowed 
The following condition if used during determination of clamp capacitor value, the resonant time 
constant must be much greater than the maximum off time [5]. If put in an inequality, it will be 
given as: 
2𝜋√𝐿𝑚𝑎𝑔 × 𝐶𝐶𝐿 > 10 × 𝑡𝑜𝑓𝑓(𝑚𝑎𝑥)   (1.15) 
𝑜𝑛 𝑠𝑖𝑚𝑝𝑙𝑖𝑓𝑦𝑖𝑛𝑔 𝑡ℎ𝑒 𝑎𝑏𝑜𝑣𝑒 𝑒𝑞𝑢𝑎𝑡𝑖𝑜𝑛 𝑤𝑒 𝑔𝑒𝑡, 𝐶𝐶𝐿 >
10((1 − 𝐷min))
2
(2𝜋𝐹𝑆𝑊)2 × (𝐿𝑚𝑎𝑔)
   (1.16) 
 
Table 2. Comparing High side and Low side clamping 
 High Side Clamp Low Side Clamp 
𝑉𝐷𝑆 𝑉𝐼𝑁
1 − 𝐷
 
𝑉𝐼𝑁
1 − 𝐷
 
𝑉𝑅𝐸𝑆𝐸𝑇 𝐷
1 − 𝐷
𝑉𝑖𝑛 
𝐷
1 − 𝐷
𝑉𝑖𝑛 
𝑉𝐶 𝐷
1 − 𝐷
𝑉𝑖𝑛 
1
1 − 𝐷
𝑉𝑖𝑛 
 
𝐶𝐶𝑙(𝑜𝑛 𝑏𝑎𝑠𝑖𝑠 𝑜𝑓 𝑡ℎ𝑒  
𝑐𝑙𝑎𝑚𝑝 𝑐𝑎𝑝𝑎𝑐𝑖𝑡𝑜𝑟 𝑣𝑜𝑙𝑡𝑎𝑔𝑒) 
Voltage lesser by VIN Volts 
Highest value of clamp 
capacitor voltage occurs at 
Voltage greater by VIN Volts 
Transformer turns limits the 
clamp capacitor voltage 
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maximum duty cycle. Care 
must be taken during wide 
range VIN applications 
Care must be taken during off 
line high voltage applications 
𝐶𝐶𝑙(𝑐𝑜𝑚𝑝𝑜𝑛𝑒𝑛𝑡 𝑣𝑎𝑙𝑢𝑒) Similar for both cases Similar for both cases 
AUXILIARY-MOSFET N-Channel P-Channel 
 
In case of low side clamping we get a slight higher, yet better controlled clamp voltage provided 
the turn ratio of the transformer is properly selected as per the figure 2. 
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Chapter 2 
SMALL SIGNAL MODELLING OF ACTIVE CLAMPED FORWARD CONVERTER 
Before Small Signal Modelling, the State Space modelling of the system is done. State space 
modelling is one of the most widely used techniques in the modeling and control of DC-DC power 
converters. In the state space model of the active clamped forward converter that we develop here, 
the circuit parasitics are all neglected to make calculations and derivation of transfer function 
easier. The biggest assumption made here is that the forward converter is functioning in the 
continuous current mode. The circuit operation is divided into two modes, one in which the main 
switch is on and the auxiliary switch is off and the other in which the auxiliary switch is on and 
the main switch is off. Differential equations governing each of the modes are written and are 
finally combined together using the popular state space averaging technique. This technique can 
be used to derive the transfer function of the system. The knowledge of the system transfer function 
will aid in the design of compensators required to meet the performance criteria. The biggest 
advantage of state space averaging method is the generality of the result obtained. 
2.1 State Space Averaging of the Active Clamp Forward Converter   
Proceeding with the state space modelling 
1. Mode 1: 0<t<DT: (on condition) 
Here D= duty cycle  
         T= Time period=
1
Switching Frequency(FSW)
 
The state variables are output capacitor voltage, output inductor current, clamp capacitor 
voltage, magnetizing inductance current, respectively. 
vC=output capacitor voltage, iL=output inductor current, vCC=clamp capacitor voltage, 
iM=magnetizing current, C=output capacitance, R=Load resistance, Rc=parasitic 
resistance of output capacitor, L=output inductor, RL=parasitic resistance of output 
inductor, Lm=magnetizing inductance, Rcc=Parasitic resistance of clamp capacitor, 
vg=input voltage, Cc=clamp capacitance, N=turns ratio 
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2. Mode 2: DT<t<T: (off condition) 
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 (2.4) 
By state space averaging we have: A=DAon+(1-D)Aoff 
                                                        B=DBon+(1-D)Boff 
                                                                                    C=DCon+(1-D)Coff 
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Using the above equations we get: 
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
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


Lm
NLD
/1
0
/
0
, C=  00)(/)/( RcRCRRcRR   (2.6) 
By small signal modelling we have: 
ẋ=Ax+Bu+((Aon-Aoff)X+(Bon-Boff)U)d  
Here X=steady state value of state variables 
        U=steady state value of input=Vg 
         x=small signal state matrix 
         d=small signal duty ratio 
On substituting and simplifying the above equation we obtain the small signal modelling of the 
active clamped forward converter. This small signal model is given by: 
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y=vout=  00)(/)/( RcRCRRcRR  x 
This is the small signal state space model of the system model 
To ease the calculations involved we neglect the circuit parasitics. This completely simplifies the 
matrices A, B and C in the small signal model. 
For the model with no parasitics: 
A=




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
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00
,                                            
C=  0001  
 
Here, Vg, Im and Vcc are the steady state values of the input voltage, magnetizing current and  
clamp capacitor voltage respectively. 
So, the steps involved in small signal modelling are: 
1. Obtain the state space model for on mode or mode 1. 
2. Obtain the state space model for off mode or mode 2. 
3. Find the state averaged model by combining the models of mode 1 and mode 2. 
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4. Find the steady state values of all the state variables by setting their derivatives to zero in 
the state averaged model. 
5. Obtain the small signal model. 
6. Use the  steady state values obtained in step 4 in the small signal model 
The small signal model is now ready. 
2.2 Derivation of the Transfer Function                                               
Using the small signal model derived in the last section, the transfer function of the system can be 
obtained. As there are two different inputs, we will be having two different transfer functions. One 
will be the ratio of laplace transforms of output voltage to input voltage (when change in duty 
cycle is negligible) and another is the ratio of laplace transforms of output voltage to input duty 
cycle (when change in input voltage is negligible). The first one is called the line to output transfer 
function and the second one is called the control to output transfer function. 
Line to output transfer function: 𝐺𝑣𝑔(𝑠) =
𝑣(𝑠)
𝑣𝑔(𝑠)
, 𝑑(𝑠) = 0    (2.8) 
Control to output transfer function: 𝐺𝑣𝑑(𝑠) =
𝑣(𝑠)
𝑑(𝑠)
, 𝑣𝑔(𝑠) = 0   (2.9) 
𝐺𝑣𝑑(𝑠) is the actual plant model which takes the control input and gives the output voltage, this 
transfer function appears in the loop gain, hence has a significant effect on the converter 
performance.  
The converter transfer function can be derived from its small signal model. The method is as 
follows: 
In small signal modelling as well as in state space model we have: 
ẋ(t)=Ax(t)+Bu(t) 
y(t)=Cx(t) 
by taking the laplace transform of the above two equations we get: 
sX(s)=AX(s)+BU(s) => X(s)=(sI-A)-1BU(s) 
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Y(s)=CX(s) =>Y(s)=C(sI-A)-1BU(s) => Y(s)/U(s)= C(sI-A)-1B     (2.10) 
Using the above method we can determine the transfer function of the converter from its small 
signal state space model.  
Owing to the sparsity of the matrix A, the transfer function can be calculated by hand calculations, 
but to ensure correct and accurate results, the MATLAB symbolic math functions were used to 
obtain the transfer function. 
MATLAB code snippet for obtaining transfer function: 
clc; 
clear; 
%STEADY STATE ANALYSIS 
syms R L C Lm Cc D N Vg s;  
A=[-1/(R*C) 1/C 0 0;-1/L 0 0 0;0 0 0 (1-D)/Cc;0 0 -(1-D)/Lm 0] 
B=[0;D/(N*L);0;1/Lm] 
C=1*eye(4) 
disp('Steady State Analysis'); 
Vo=-C(1,:)*inv(A)*B*Vg 
IL=-C(2,:)*inv(A)*B*Vg 
VCc=-C(3,:)*inv(A)*B*Vg 
Im=-C(4,:)*inv(A)*B*Vg 
%SMALL SIGNAL ANALYSIS 
disp('Small Signal Analysis'); 
b=[B,[0;Vg/(N*L);-Im/Cc;VCc/Lm]]; 
trf=C(1,:)*inv((s*eye(4)-A))*b 
 
Since we have two inputs, we will be having two transfer functions and they are: 
 
𝐺𝑣𝑔(𝑠) =
𝑣(𝑠)
𝑣𝑔(𝑠)
=
𝐷𝑅
𝑁(𝑅𝐿𝐶𝑠2 + 𝐿𝑠 + 𝑅)
     (2.11) 
 
𝐺𝑣𝑑(𝑠) =
𝑣(𝑠)
𝑑(𝑠)
=
𝑅𝑉𝑔
𝑁(𝑅𝐿𝐶𝑠2 + 𝐿𝑠 + 𝑅)
    (2.12) 
 
 
 
Symbols have their usual meaning. 
In our model 
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R=0.1 ohm; L=4.67e-6 H; C=2306.2e-6 F; Lm=65.05e-6 H; Cc=191e-9 F; D=0.5; N=6; Vg=48 
V; 
 
Substituting these values in the equations above: 
 
𝐺𝑣𝑔(𝑠) =
𝑣(𝑠)
𝑣𝑔(𝑠)
=
7.7376 × 106
(𝑠2 + 4336𝑠 + 9.285 × 107)
    (2.13) 
𝐺𝑣𝑑(𝑠) =
𝑣(𝑠)
𝑑(𝑠)
=
 7.4281 × 108
(𝑠2 + 4336𝑠 + 9.285 × 107)
      (2.14) 
 
2.3 Results 
The examination of the bode plot of the control input to output transfer function derived in the 
last section shows that the phase margin of the system is 9.65 degree at 4.567 kHz. 
 
Fig 4: Bode plot of uncompensated system 
According to control theory of converters the phase margin should be between 50 to 60 degrees 
for enhanced stability of the system (7). Keeping this point in mind, a controller has been designed. 
The design specification is: a cutoff frequency of 10 kHz (one 10th of the switching frequency) and 
a phase margin of 55 degree. To meet these specifications, the compensator must make the overall 
magnitude of loop gain equal to unity at 10 kHz besides improving the phase margin. This issue 
has been addressed in the next chapter. 
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Chapter 3 
CONTROLLER DESIGN  
A simple voltage mode controller has been designed for the active clamp forward converter circuit. 
The controller has been verified by running SIMULINK Simulations.  
The block diagram of a converter system with controller is given as follows: 
 
Fig 5: Block diagram of a DC Regulator with control elements 
3.1 Controller Design  
Like discussed in the last chapter phase margin should be between 50 to 60 degrees and the design 
specification is 55 degree of phase margin at a cutoff frequency of 10 kHz 
To improve the DC gain of the system an inverted zero compensator is also introduced in the 
loop, thus making the overall compensator a PID controller. 
Now: 
𝑓𝑧 = 10000√
1 − sin 55
1 + sin 55
= 3152.98 𝐻𝑧    (3.1) 
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𝑓𝑝 = 10000√
1 − sin 55
1 + sin 55
= 31715.95 𝐻𝑧    (3.2) 
The dc gain of the compensator was also calculated and found to be: 𝐺𝑐0 = 6.562 
The inverted zero compensator was also determined by placing it at a frequency equal to 1/20 th 
of the switching frequency ie. at 500 Hz. The inverted zero compensator (Lag compensator) 
together with the lead compensator make up a PID controller. The lag compensator improves the 
phase margin thus enhancing the system stability and the lead compensator improves the DC gain 
there by reducing the steady state error. 
The overall compensator transfer function equals: 
𝐺𝑐0 = 6.562 (1 +
2𝜋 × 500
𝑠
) (
1 + 5.04776 × 10−5𝑠
1 + 5.01814 × 10−6𝑠
)   (3.3) 
Using this compensator significantly improves the phase margin and also improves the DC gain. 
3.2 Results 
The bode plot of the system with compensator in loop is given next: 
  
Fig 6: The bode plot of the compensated system 
The new phase margin is found to be 56.2 degree at 10010.84 Hz. Thus we see that the design 
specifications are met. 
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Verification of the controller efficacy in Simulink: 
a. Verification by block Simulink transfer function block diagrams
 
Fig 7: Simulink  Transfer function based block diagram of compensated system 
 
Fig 8: Output voltage vs time (both lead and lag compensators used) 
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Fig 9: Output voltage vs time (with lag (PI) compensator removed) 
Here we can see that when the lag compensator is not used the steady state error is very high, the 
required output is 4 V but here the output is little above 3 V. This shows the necessity of 
introducing a lag compensator in the loop. 
Next we move on to see the circuit simulation in Simulink. 
b. Circuit Simulation in Simulink 
Fig 10: Closed loop Circuit schematic in Simulink Environment 
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Fig 11: Voltage waveform of the compensated circuit 
 
Fig 12: Current Waveform of compensated circuit 
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Fig 13: Voltage waveform of the circuit with only lead compensator 
 
Fig 14: Current waveform of the circuit with only lead compensator 
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In the previous two figures we see that the voltage and current waveforms become oscillatory and 
also have greater steady state error. These graphs show the importance of introducing the lead 
compensator in the system.  
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Chapter 4 
CONCLUSIONS AND FUTURE WORK 
In this project, an attempt was made to study the functioning of the active clamp forward converter 
circuit. The most fascinating phenomena that I came across in this project was how transformers 
are used in DC devices with the aid of PWM switching. The graphs of the pulsating DC signals in 
the transformer primary and secondary were seen in the pSpice simulation. In literature the system 
analysis of low side clamp circuit is not available and one of the novelties of this thesis is the 
complete analysis of the low side clamp circuit by dividing each switching cycle into ten different 
modes. Following this a small signal modelling of the converter circuit was done. The small signal 
model helped obtaining a transfer function and this transfer function helped in developing a simple 
PID controller for the converter. The PID controller was simulated in SIMULINK. The effect of 
PI controller on achieving steady state stability was also examined. 
The Active Clamped Forward Converter topology is still in the developmental stage and many 
researchers are bent on exploring this circuit topology. Simulink simulations don’t take into 
account the effect of real world non idealities. So, in the future, pSpice simulations can be done to 
study the functionality of this circuit. Though this thesis has reported the open loop simulations in 
pSpice, it has failed to develop a closed loop design in this software owing to lack of the luxury of 
time. Besides doing a closed loop analysis in pSpice, the simulations must be verified by testing 
the circuit on hardware. In most literature authors have generally worked on the high side clamping 
circuit because in this type of clamping both the main switch and the auxiliary switch are N-
MOSFETs making it easier to provide gating pulses but in low side, the main switch is N-MOSFET 
and the auxiliary switch is P-MOSFET thus making it bit difficult to provide switching pulses. So 
the Active clamp converter with low side clamping has a lot of potential for future research and a 
lot of its functionality seems still unexplored. 
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